Abstract. Plasma processes cause current to flow through the thin oxide and the resultant plasma-induced damage can be simulated and modelled as damage produced by constant-current (or voltage) electrical stress. Plasma processing causes MOSFET parameter degradation, from which one can deduce the plasma charging current. Since the scattering of post-damage device parameters is due to a reproducible variation of stress current across the wafer, one can easily analyse the effect of device geometry on damage by comparing test structures in the same die rather than the averages over a wafer.
Introduction
Plasma processes are widely used in the manufacturing of VLSI devices for etching of polysilicon, oxide and metal films, oxide deposition, sputter pre-clean prior to PVD (physical vapour deposition), photoresist stripping and even ion implantation. During plasma processing, devices fabricated on silicon wafers are usually directly exposed to plasma. In the plasma ambient, ions and electrons are generated in the discharge. The ions are accelerated by the bias or self-bias voltage toward the surface of the wafer. The accelerated ions either physically sputter substrate materials or help chemical reactions to occur on the surface. Since the ion flux mainly bombards the wafer surface in the perpendicular direction, plasma etching can be directional (anisotropic).
However, degradation of gate oxides in MOS devices due to plasma processing has been observed and attributed to electrical charging during the process . In the plasma ambient, ions and electrons are collected by metal or polysilicon electrodes, which serve as 'antennas'. A steady-state voltage appears on the electrode due to charge collection and the resulting electrical stress can destroy the underlying gate oxide by oxide breakdown or weaken it by causing charge trapping in the oxide as well as interface trap generation at the SiO 2 -Si interface. Since the damaged oxide may cause IC yield loss or become more vulnerable to hot-carrier induced degradation and time-dependent dielectric breakdown (TDDB), plasma-induced gate oxide degradation is a serious problem in VLSI technology. Interface traps and charge trapping can be determined from Figure 1 . Conduction current during a 13.56 MHz rf plasma discharge [25] . There would be no or little damage if the areas under the ion current and the electron current are the same.
MOSFET characteristics such as the subthreshold swing, threshold voltage or mobility. Quantitative monitoring of the interface traps and charge trapping is important since they are problems in the degradation of MOSFET performance and reliability [24] .
This review describes the quantitative characterization of charging damage due to plasma processing. After the plasma damage model is presented, the determination of the oxide charging current using various MOSFET characteristics is explained. Using this technique, the effect of oxide thickness scaling on damage could be characterized. Also, the effect of a protection diode for wafer charging is discussed. Finally, we discuss several ways of reducing the plasma damage.
Plasma damage model
During rf (radio frequency) plasma processes, the surface of the wafer collects conduction current J p from the plasma which is composed of an ion current J i and an electron current J e according to the well-known Langmuir theory [25] J p = J i + J e = 0.6en i u B − 1 4 en e u e exp − e(v p (t) − V g ) kT e (1) where e is electronic charge, n i is the ion density, u B = √ eT e /M is the Bohm velocity, M is the ion mass, u e is the electron mean thermal velocity, n e is the electron density, v p (t) = V 0 +V I sin(wt) is the self-generated plasma potential typically with frequency of 13.56 MHz, T e is the electron temperature and V g is the gate (antenna) potential. Figure 1 shows the ion current and electron current as a function of time. The ion current J i is almost constant with time and is determined by the ion density n i and the Bohm velocity u B . Since the plasma potential v p (t) is higher than the gate potential V g for most of the time, the electron current flows only during the short periods when the plasma potential is near its minimum.
If the ion and electron currents collected by an electrode balance each other perfectly over the rf cycle, plasma charging would not be a problem. Assuming a typical ion current density, J i , of 10 pA µm −2 [10] , an oxide thickness of 100Å, an rf frequency, f , of 13.56 MHz and an antenna to oxide ratio of 1000, the maximum gate voltage rise over half of the rf period due to J i is
This voltage excursion is reversed by the following J e pulse and the process starts again. The average V g is close to zero and V g is too small to cause significant electrical stress to the oxide. In equation (2), C ox represents the oxide capacitance per unit area. Charging occurs when the ion and electron currents do not balance each other through each rf cycle [12] . After averaging equation (1) over one cycle, the net average plasma charging current involves a modified Bessel function but can be approximated as
where
is the magnitude of the electron current at V g = 0 V [26, 27] . After the plasma is turned on, the gate voltage V g increases or decreases over many rf cycles, depending on which component of the currents is larger, until a steadystate oxide voltage is reached when the Fowler-Nordheim (FN) tunnelling current through the oxide balances the net current collected by the antenna, J p . This tunnelling current degrades the oxide. The tunnelling current is always carried by electrons. For positive charging, when the ion current is larger than the average electron current, injection of electrons from the substrate occurs; and for negative charging, gate electron injection occurs. Electrons in transit in the oxide will gain kinetic energy by the electric field under FN tunnelling conditions and may gain still more energy as they arrive at the anode [28] . These 'hot' electrons are quite efficient in generating traps and interface states. Assuming a net current density J p of 2 pA µm and an antenna ratio of 1000, the time to reach the steady state at V g = 10 V is approximately
(5) which is about 200 rf cycles long but very short compared with the typical plasma processing time of seconds or minutes. At steady state, the gate voltage is basically d.c. only with small 13.56 MHz ripples having amplitudes similar to that calculated from equation (2) as shown in figure 2 . Therefore, the plasma charging can be modelled as a d.c. stress to the oxides (see section 3.3 for a discussion of the effect of a low-frequency rotating magnetic field.) Since this current flows through the oxide as a FowlerNordheim tunnelling current, the oxide voltage and hence the current is determined by equating J p of equation (3) and the FN current: J p × exposed antenna area thin oxide area
where T ox is the oxide thickness and A = 20 µA V −2 , B = 250 MV cm −1 are known constants. Again, equation (6) determines the oxide stress voltage, V g . Figure 3 shows a device during plasma processing and its equivalent circuit for oxide charging. At steady state, the plasma charging current I p is equal to the oxide tunnelling current I FN .
Determination of the plasma charging damage and oxide stress current

Effect of plasma charging on MOSFETs and capacitors
Any device parameter that is sensitive to interface traps and oxide charge trapping may be used to monitor the plasma charging current. This section presents a quantitative method for characterizing plasma damage. The methodology can be applied to any specific equipment and process.
Plasma processing degrades the MOSFET characteristics simply through Fowler-Nordheim electrical stress of oxide. Figure 4 shows the I d -V g plot of MOSFETs with different aluminium antenna sizes after plasma ashing of photoresist without subsequent annealing. The photoresist stripping was done in a barrel-type stripper under normal conditions. The ashing gas was oxygen at 280 mTorr, the gas flow was 50 sccm and the power was 400 W. Control wafers receiving only wet processing were also fabricated. The size of the gate oxide is 50 × 1.4 µm 2 with identical layouts except for the size of the aluminium antenna ranging from (80 µm) 2 to (640 µm) 2 . The I d -V g for a wet-processed control device is also shown as curve A. We clearly observed the drift of threshold voltage V t , which is due to the generation of interface traps and oxide trapping. Because a larger aluminium pad collects more charging current during ashing, the I -V curves of MOSFETs with larger pads show a higher degree of degradation. One can easily obtain threshold voltages of MOSFETs from figure 4. Since each gate oxide is covered with a polysilicon gate during plasma processing, the oxide damage through UV radiation is negligible. Moreover, the observed antenna effect (the dependence of damage on antenna size) also suggests that ionizing radiation due to UV or x-rays in the oxide is not the main source of damage. Rather, the charging mechanism described in section 2 is the cause of damage.
The subthreshold swing (S) of plasma-damaged MOSFETs can be used to extract the interface trap density distribution. The subthreshold slope is given by
where C it = qD it and C d are the capacitance due to interface traps and the depletion layer respectively. Figure 5 , which compares the interface state distribution for different areas of aluminium antenna also indicates that devices with a larger aluminium pad size have a higher D it . We can only obtain a small energy range of the D it distribution for figure 5. When the Fermi level is near the midgap, the subthreshold current level is comparable to the instrument sensitivity limit. This leads to an uncertainty in the extracted D it . When the surface is near strong inversion there is no simple relationship between swing and D it . Figure 6 shows the measured saturation draincurrent noise power as a function of frequency in the plasma-damaged MOSFETs with different antenna areas. Obviously, the larger the antenna size, the higher is the drain noise power. This confirms that plasma charging increases the density of interface traps, since the drain noise arises from charging and discharging of the traps through modulating both channel carrier number and surface mobility [29] . The drain 1/f noise of MOSFETs can be interpreted with a unified flicker noise model [29] , which considers both the channel carrier fluctuation and the correlated surface mobility fluctuation. In the linear region (V d = 0.05 V), the carrier density is uniform along the channel and is given by N = C ox (V g − V t )/q, and the drain-current noise power can be expressed as [29] 
N * t is the relevant near-interface oxide trap density, N is the area density of channel electrons, α ≈ 10 −15 V s [30] . All the other parameters have their usual meanings. The oxide trap density N * t can be extracted from the measured drain noise spectra. of the control devices. Process-induced oxide charging can also be detected sensitively using a differential pair circuit shown in figure 7(a). This structure has the advantage over a singletransistor test structure of minimizing the variations of MOSFET parameters due to factors other than antenna size such as layout and location. The size of gate antenna A 1 is fixed at (80 µm) 2 whereas that of A 2 is varied from (80 µm) 2 to (640 µm) 2 . The degradation of input transistor M 2 is larger than that of the M 1 transistor, resulting in threshold and transconductance mismatches. Therefore, the input offset voltage of the circuit increases with larger size of antenna A 2 whereas that of the wet-processed control circuit is almost independent of the size of A 2 ( figure 7(b) ). Figure 8 shows the subthreshold swing (S), threshold voltage (V t ) and oxide trap density near interface (N * t ) as a function of interface trap generation (determined from charge pump current) for devices with different antenna area. Since all the MOSFET parameters are correlated with each other through interface traps, any parameter can be used in quantifying the plasma charging stress. In our experience V t shift as well as the differential pair mismatch are found to be more convenient to use than the other parameters as monitors of charging damage.
How to quantify the plasma antenna current
Since the plasma-induced damage is primarily due to electrical charging, the damage to the gate oxide should be identical to that produced by applying a constant current to the gate electrode of a control unstressed device for a duration equal to the process time. The current necessary to reproduce the plasma-charging damage would correspond to that collected by the antenna during plasma processing. Control MOSFETs may be obtained by using minimum conductor (polysilicon or metal or via, etc) size and by perhaps using a protection diode where appropriate. Control devices may also be obtained by using a known benign process or equipment. Control MOSFETs were probe-stressed by passing different levels of current through the gate oxide for the same length as time as the plasma ashing (or over-ashing) time. Before stressing, MOSFETs on control wafers had identical I -V (curve A in figure 4 ) independent of the antenna geometry and a location across the wafer as expected. A series of control devices were stressed with varying levels of current to generate a series of reference curves, as shown in figure 9 . Also shown in the figure is the I -V curve of a MOSFET having a (160 µm) 2 aluminium pad with photoresist ashed in plasma. This curve lies between the reference curves of 500 pA and 1 nA stressing, indicating that the (160 µm) 2 Al pad (curve C in figure 4 ) collected about 700 pA of oxide charging current during the ashing process. By using the same method, the plasma charging current for each MOSFET can be extracted with a high resolution. Using an antenna ratio of 100, one can detect the plasma charge flux with a sensitivity of 1 mC cm −2 (of antenna area), sufficient for characterizing a typical plasma process charging of 10-1000 mC cm −2 . Even higher resolution may be obtained by using a larger antenna ratio.
Spatial distribution of oxide charging current across the wafer
Using the technique described in the previous section, the oxide charging current distribution across the wafer can be characterized for a given set-up. Magnetized plasma etchers such as magnetically enhanced reactive ion etch (MERIE) reactors have been introduced as alternatives to conventional reactive ion etchers (RIE). To investigate the charging distribution in a MERIE etcher, Al was etched with a static magnetic field. Due to the static magnetic field perpendicular to the electric field inside the sheath region, secondary electrons emitted from the wafer surface drift with a cycloid motion toward one side of the wafer, enhancing the ionization process and increasing the plasma density there. Figure 10(a) shows the current path model for a static magnetic field MERIE. Current flows from the dense plasma region into the antennas, down through the oxide into the silicon substrate, and up into the weak plasma regions.
For RIE etching, the wafer centre received more charging than the wafer edge ( figure 10(b) ).
The distribution of the stress current during etching results from the radial distribution of the plasma density and etch rate in this etcher. Since oxide stressing effectively occurs after the Al has been etched into individual patterns (until then, the Al is likely to be shorted to the substrate through one defect), the devices near the wafer edge not only experience a lower charging current because of the lower plasma density but also spend little time in the plasma after the Al patterns are separated due to the slower etch rate. Figure 11 (a) compares the statistical distributions of the threshold voltage before and after photoresist ashing. Eighty devices were measured. Plasma ashing causes a shift in the mean as well as a broader spread in MOSFET threshold voltages. However, if we plot V t after ashing for four different dies individually ( figure 11(b) ), the spread is not broader after ashing. The scattering of V t values in figure 11(a) is not random but due to the spatial variation of the plasma stress across the wafer. Therefore, one can analyse the effect of device or antenna geometry on oxide damage more easily and accurately by comparing different test structures in the same die rather than the average over a wafer.
Oxide thickness scaling and charging damage
There is an urgent concern about the effect of plasma processes on future thinner oxides. If today's equipment and processes already cause damage in 15 nm gate oxide, would they not be totally unacceptable to future 8 nm or 6 nm oxides? In this section, a quantitative model to explain the oxide thickness dependence of plasma charging is presented. With this model one can predict the effect of plasma processes on future thinner oxides. The test structures used are fabricated on n-type (100) silicon substrate with 6.4 nm, 11.6 nm and 18.0 nm gate oxides. Al was etched using a parallel plate system at 250 W for 100 s. The photoresist was removed by a wet process.
It is useful to understand why the charging current has a thickness dependence. Figure 12 compares the intersections (solutions) of equations (3) and (6) with experimentally deduced current and voltage for two antennas. Two sets of curves are shown. The first set is three curves of I FN (equation (6)) for the three oxide thicknesses. The second set is two curves of J p (equation (3)) for two antenna sizes.
I p (equation (3)) is proportional to the exposed antenna area. J i = 1.0 mA cm −2 can be calculated from the plasma d.c. voltage and sheath thickness (2 mm). J e0 = 60 µA cm −2 (or I e0 = 8 nA) and T e = 4 eV (see equation (3)) can be found from a plot of ln(I i − I p ) versus V g with I p and V g determined from the technique described in the section 3.2. Since the gate antenna voltage is smaller for a thinner oxide, the plasma charging current I p is larger. Figure 12 shows that the charging current in a very thin oxide (V g → 0 V) remains finite and approaches the ion current (equation (3)). Therefore, for thin oxides, it is better to think of the plasma as an imperfect current source with the current somewhat modified by the gate electrode voltage.
The D it generation in 6.4 nm oxide was less than in 11.6 nm oxide. It is due to the well known greater tolerance of thinner oxides to FN current stress and the fact that the plasma stress current does not increase very much with reducing oxide thickness. According to figure 12 , an oxide of zero thickness will be stressed with only 20% more current than the 6.4 nm oxide in this etcher. (3)) and oxide Fowler-Nordheim I -V (equation (6)). The oxide charging current I p decreases with increasing oxide (gate) voltage since the electron current component in equation (3) is exponentially dependent on gate voltage V g . Intersections of the two sets of I -V curves determine the oxide stress currents and voltages. Elongated aluminium antennas with the same area but different peripheral lengths were used. The area of Al antennas is 80 000 µm 2 . Figure 13 . (a) The density of interface traps generated during the Al etching is larger at the wafer centre. (b) The interface traps can be completely passivated with forming gas annealing. (c) The density of interface traps generated by subsequent FN stressing after plasma etching and forming gas anneal. Even though the traps were passivated with annealing, subsequent stress can regenerate 60% of the passivated traps.
Plasma etching antenna effect on oxide-silicon interface reliability
Doubts have been raised about whether plasma etchinginduced interface trap generation can be cured by annealing. If such damage is eliminated in the annealing that usually follows metal etching, then perhaps it is of no practical significance except for the oxide shorts which are believed to be incurable.
To pursue this issue, we study the effect of a forming gas anneal and the effect of subsequent electrical stress on oxides that have been damaged by plasma etching. Figure 13(a) shows the increase of interface trap density after plasma etching. After the plasma-etched devices were annealed in forming gas, the interface traps generated during etching were completely passivated, presumably through the creation of Si-H bonds (curve b).
To see whether or not the forming gas anneal provides a permanent cure for the traps generated during the etching, subsequent FN stressing was done to the annealed devices and compared with control devices. Figure 13 also compares the D it of plasma-etched and annealed devices (curve c) and wet-etched devices after subsequent FN stressing. The devices were stressed by passing a constant current of 430 µA cm −2 through the gate oxide for 60 s. The D it generated in control capacitors are independent of the position of the Al antenna size, as expected. The extra D it in devices that had been plasma etched and annealed over the D it in control devices are quite evident-note the similarity between curves a and c. The wafer position dependence of the extra D it suggests that they are related to the traps which were previously generated during Al etching and subsequently passivated by annealing. Even though the interface states were passivated by forming gas anneal (curve b), about 60% of the traps reappeared after subsequent stress (curve c). Since the bonding between hydrogen and silicon formed during the anneal is not strong, with a 0.3 eV bonding energy, it can be broken during the FN stress resulting in higher D it . This mechanism is probably the explanation for the reported deleterious effect of metal etching on MOSFET hot-carrier lifetime [35] .
Protection diode for wafer charging
Protection diodes have been used as a means of protection against wafer charging [4] . The protection can be obtained through forward-biased diodes or reverse-biased diodes during processing. Since the forward-biased diode can shunt a very large current density, the protection of oxides by even a very small forward-biased diode is very effective ( figure 14(a) ). However, the current through a reversebiased diode is a leakage current (under plasma illumination and high temperature) ( figure 14(b) ), and the effectiveness of protection depends on the relative magnitudes of plasma charging current and diode current. If the protection diode is reverse biased and the diode leakage current is lower than the plasma charging current, the oxide may be stressed by the breakdown (Zener) voltage of the protection diode, i.e. MOSFET gated diode, which has the lowest breakdown voltage. Figure 15 shows the grounded-gate drain breakdown voltage and gate oxide breakdown voltage. The total plasma processing time was assumed to be 10 min. Gated diode breakdown provides little or no protection for oxide thinner than 11 nm.
The reverse diode current density in a plasma ashing chamber, when not obstructed by a light-blocking metal, is found to be 75 µA cm −2 ( figure 16 ) which is about 23 times larger than the plasma charging current density of 3.3 µA cm −2 for this ashing condition. The reverse leakage current of a 4 × 4 µm 2 diode shielded by 80 × 80 µm 2 aluminium was 6 µA cm −2 . Therefore the diode is effective only when the antenna to diode area ratio is less than 23, or less than 2 if the diode is shielded by metal from plasma illumination. Introducing strong illumination onto the wafer surface during processing can increase the effectiveness of protection by a reverse diode but may not be practical.
As a rule of thumb, a simple small reverse protection diode may be assumed to be non-conducting and ineffective in protection against plasma charging damage for an oxide thinner than 11 nm. On the other hand, a CMOS well junction typically has sufficient area relative to antenna size to be assumed to be conducting (see next paragraph). These assumptions may not apply to specific equipment or a particular test pattern. For example, a large capacitor may collect more antenna current than can a reverse well junction underneath. Figure 17 shows examples of forward and reverse diodes for protection in a CMOS circuit. Simple cross sections of typical CMOS circuits fabricated in twin-tub technology are shown in the figure. The output of a CMOS driver is connected to the gate oxide being considered for damage. Since the output signal is from the node which is simultaneously connected to the drains of an NMOSFET and a PMOSFET, drain-to-well junction diodes of the driver circuit act as the protection diodes for the oxide. For each polarity of charging, one of the protection diodes is forward biased and adequate protection can be always obtained. For example, if the polarity of charging is positive, the drain-to-well junction of the PMOSFET is forward biased ( figure 17(a) ). For P-substrate technology, the reverse biased well-to-substrate diode is in series with the forward biased p + drain-to-well diode. The size of the well is usually big enough such that the well-to-substrate junction leakage current can drain away the antenna current. If the well-to-substrate reverse diode leakage is smaller than the current collected by the antenna, the oxide stress current is still reduced by the well leakage current. Figure 18 shows the oxide charging current distribution in the direction perpendicular to the static magnetic field during poly etch in a MERIE etcher for three different magnetic fields. In this experiment, the magnetic field was either rotated at the normal 0.5 Hz or stationary. With a high magnetic field, the local imbalance between ion current and electron current is large, resulting in more charging to oxide. The breakdown rate of oxides also increases with magnetic field. Figure 19 shows the charging current distribution for three different pressures with rotating magnetic fields. The charging current for lower pressure is higher, owing to a more non-uniform plasma density. At the lower pressure electrons have a longer mean free path and magnetic field confinement is better, resulting in a higher plasma density gradient across the wafer. Plasma equipment which generates sufficiently uniform plasma across the wafer tends to reduce the damage.
How to reduce plasma charging damage
To investigate when the damage is done during plasma process, the D it generated in the devices during plasma etching of Al were measured after three different times of etching (figure 20). The endpoint of the etching was detected about 41 s after the plasma was on. Before reaching the endpoint, the D it generation rate is negligible, probably because the stress current is shunted by some short from Al to ground. D it is generated only during the overetch time, i.e. after the Al pad is isolated, and D it increases with the over-etch time.
To reduce the damage, one can decrease the rf power of the machine, or in the MERIE case decrease the magnetic field during the over-etch time or, better, before reaching the endpoint. Reliable and accurate endpoint detection is important. If the plasma is more uniform across the wafer, one can have a shorter over-etch time and further reduce the plasma damage.
A dielectric layer can block the plasma charging, and this concept may be actively used to reduce charging damage. For example, during LDD (lightly doped drain) spacer oxide etching, the gate oxide damage is negligible if sufficient oxide remains over the top of polysilicon after etching [37] . The top oxide can block the charges. However, if the oxide remaining over the antenna has been sufficiently thinned, damage is observed to the gate oxide. The 'hard mask' oxide which is deposited over the antenna before spacer oxide deposition reduces oxide damage or increases tolerance for over-etching compared with the case without a TEOS cap oxide.
Protection diodes are only effective on or after metal-1 etch. For antennas which cannot be protected by diodes (for example, during poly etch), design rules for antenna area and edge length to oxide area ratio should be established accordingly such that the charging current and time product should be less than 10 mC cm −2 so that the impact on oxide yield and the latent damage on hot-carrier lifetime and interface stability are tolerable.
Conclusions
Plasma-induced oxide damage can be modelled as damage produced by electrical current or voltage stress. Plasma processing causes MOSFET parameter degradation, from which one can deduce the plasma charging current. Since the scattering of post-damage device parameters is due to a reproducible variation of stress current across the wafer, one can easily analyse the effect of device geometry on damage by comparing the test structures in the same die rather than the averages over a wafer.
For very thin oxides the plasma acts not as a fixed voltage source but rather as an imperfect current source. This is fortunate for future oxide scaling. The stress on the oxide is equivalent to applying a nearly fixed electric field which is weakly dependent on the gate oxide thickness.
The effect of plasma etching on silicon-oxide interface reliability is also presented. The interface traps generated by plasma processing can be passivated with a forming gas anneal. However, subsequent FN stressing or hot-carrier stress, and probably temperature-bias stress, causes more damage in these devices than in the devices that have not been through plasma etching. This is the likely cause of the enhanced hot-carrier degradation in plasma-etched devices. This latent damage may be used to deduce the plasma stress current that the oxide has experienced, even if tests could not be performed before the damage is passivated by annealing.
The protection diode should be forward biased during processing to safely protect the gate oxide. In CMOS circuits, the drains of the driver circuit can generally act as adequate protection diodes for the oxide regardless of the substrate being N or P and the polarity of plasma charging current.
The plasma stress current can be reduced by reducing the ion density, which is unfortunately linked to etch rate or directionality, or by reducing the electron temperature. Maintaining a very uniform plasma over the surface of the wafer, reducing the plasma charging current during the over-etch time, judicious use of protection diodes and the antenna design rule will reduce plasma damage to acceptable level for ULSI production even for very thin gate oxide.
